USRA Houston Repository
ALSEP Array E multilayer printed circuit board source qualification test plan
Login
USRA Houston Repository Home
→
Lunar and Planetary Institute
→
ALSEP Documents
→
View Item
JavaScript is disabled for your browser. Some features of this site may not work without it.
ALSEP Array E multilayer printed circuit board source qualification test plan
Romans, A. W.
URI:
https://hdl.handle.net/20.500.11753/391
Date:
1971
Abstract:
This document provides a test plan for source or manufacturer qualification in the manufacture and supply of multilayer printed circuit system(s) with plated through holes.
Show full item record
Files in this item
Name:
31111000670081.pdf
Size:
304.8Kb
Format:
PDF
View/
Open
This item appears in the following Collection(s)
ALSEP Documents
Apollo Lunar Surface Experiment Package (ALSEP) Documents
Search HOU Repository
Search HOU Repository
This Collection
Browse
All of USRA Houston Repository
Communities & Collections
By Issue Date
Authors
Titles
Subjects
This Collection
By Issue Date
Authors
Titles
Subjects
My Account
Login
Register