Resettable solid state timer and command decoder interface

Abstract

This unscheduled ATM is published to define the operation of the Resettable Solid State Timer and its interface with the Delayed Command Sequencer and Pulse Shaping Circuits of the Command Decoder.